

367

Accession number:20123615389611

Title:Performance evaluation of III-V nanowire transistors

Authors:Jansson, Kristofer (1); Lind, Erik (1); Wernersson, Lars-Erik (1)

Author affiliation:(1) Department of Electrical and Information Technology, Lund University, 221 00 Lund, Sweden

Corresponding author:Jansson, K.(kristofer.jansson@eit.lth.se)

Source title:IEEE Transactions on Electron Devices

Abbreviated source title:IEEE Trans. Electron Devices

Volume:59

Issue:9

Issue date:2012

Publication year:2012

Pages:2375-2382

Article number:6236120

Language:English

ISSN:00189383

CODEN:IETDAI

Document type:Journal article (JA)

Publisher:Institute of Electrical and Electronics Engineers Inc., 445 Hoes Lane / P.O. Box 1331, Piscataway, NJ 08855-1331, United States

Abstract:III-V nanowire (NW) transistors are an emerging technology with the prospect of high performance and low power dissipation. Performance evaluations of these devices, however, have focused mostly on the intrinsic properties of the NW, excluding any parasitic elements. In this paper, a III-V NW transistor architecture is investigated, based on a NW array with a realistic footprint. Based on scaling rules for the structural parameters, 3-D representations of the transistor are generated, and the parasitic capacitances are calculated. A complete optimization of the structure is performed based on the RF performance metrics f_{T} and f_{max} , employing intrinsic transistor data combined with calculated parasitic capacitances and resistances. The result is a roadmap of optimized transistor structures for a set of technology nodes, with gate lengths down to the 10-nm-length scale. For each technology node, the performance is predicted, promising operation in the terahertz regime. The resulting roadmap has implications as a reference both for benchmarking and for device fabrication. © 2012 IEEE.

Number of references:30

Main heading:Transistors

Controlled terms:Capacitance - Field effect transistors - Indium arsenide - Models - Nanowires - Optimization

Uncontrolled terms:Device fabrications - Emerging technologies - Gate length - InAs - Intrinsic property - Intrinsic transistor - Low-power dissipation - Nanowire transistors - Parasitic capacitance - Parasitic element - Performance evaluation - RF performance - Roadmap - Scaling rules - Structural parameter - Technology nodes - Tera Hertz - Transistor architecture - Transistor structure

Classification code:933 Solid State Physics - 921.5 Optimization Techniques - 902.1 Engineering Graphics - 804.2 Inorganic Compounds - 761 Nanotechnology - 714.2 Semiconductor Devices

and Integrated Circuits - 701.1 Electricity: Basic Concepts and Phenomena

DOI:10.1109/TED.2012.2204757

Database:Compendex

Compilation and indexing terms, Copyright 2012 Elsevier Inc.